BOM MARK
SA@ SATA 要打
PA@ PATA 要打
3@ 3G 要打

ZH3

ZH3 ASSY P/N :31ZH3MB0008
ZH3 MB C/S ASSY P/N: 41ZH3CS0001
ZH3 MB S/S ASSY P/N: 51ZH3SS0003

AMD S1
Turion 64 Rev.F Dual-Core/
Sempron Rev.F Single-Core
Dual-Core 35W / Single-Core 25W
(638 S1g1 socket)
PG 3,4,5,6

DDRII-SODIMM1 PG 7,8
DDRII-SODIMM2 PG 7,8
533/ 667 MHZ DDR II

CPU THERMAL SENSOR Page 5

HT_LINK

RS485
465 FCBGA
PG 9,10,11,12

Mini Card (WLAN) PCIE3 & USB4
PCI Express Mini Card PG 19
PCI-E, 1X

Express Card PCIE2 & USB5
NEW CARD PG 31
PCI-E, 1X
USB 2.0 * 1(USB5)

DVO → DVI TI TFP513PAP Page : 29 → DVI → Docking Page : 30
TVOUT → EXT_CRT → Docking Page : 30
RGB → CRT Switch SN74CBTLV3257PWR Page : 16 → INT_CRT → CRT Page : 16
LVDS → LVDS Page : 16

A_LINK

SB460
549 BGA
PG 14,15,16,17

SATA - HDD PG 23
PATA - HDD PG 23
SATA0
PATA 100

USB2.0 (P0~P7)
Bluetooth USB7 PG 20
USB2.0 I/O Port X3 USB0 & USB1& USB2 PG 20
DSC USB I/F USB6 PG 16

HOST 133/166MHz
PCIE 100MHz
VGA 96MHz
USB 48MHz
REF 14MHz
CLOCK GENERATOR
ICS951462
PG 2

PCI Bus 33MHz

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7412	AD25	REQ0# / GNT0#	INT E/F/G#
5788M	AD20	REQ2# / GNT2#	INT G#

BROADCOM 10/100/1G LAN
5788M PG 17
BOTHHAND TRANSFORMER PG 18
RJ45 PG 18

AD25
REQ0# / GNT0#
INT E/F/G#
OSC 48MHZ
TI PCMCIA+1394 +6 IN 1
PCI7412 Page :21~22
1394 Page: 21
5 IN 1 Page: 22
PCMCIA Page: 22

Azalia
Azalia Audio PG 24
MIC. PG 25
H.P/SPDIF PG 25
Amplifier MAX4411 PG 25
Amplifier MAX9755A PG 25
INT. S.P. PG 25
Azalia MDC PG 24
MODEM RJ 11 PG 18

LPC
G-SENSOR KXP84-0200 Page : 23
KBC NS97551 PG 27
NS SIO (87383) Page : 26
X-Bus
K/B CONN. PG 28
Touch Pad PG 28
Flash ROM PG 27
FIR Page : 26

VCC_CORE → CPU VR PG 30
+1.2V, +VCCP → +1.2V +VCCP PG 31
+1.8VSUS, +1.8V, SMDDR_VTERM → +1.8VSUS SMDDR VTERM PG 32
+3VPCU, +3V_S5, +3VSUS, +5VSUS, +5V, +12V → 3V/5V PG 33
VIN → CHARGER PG 34

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	BLOCK DIAGRAM	D
Date: Tuesday, June 27, 2006	Sheet 1 of 36	



EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	CLOCK GENERATOR	D
Date: Tuesday, June 27, 2006	Sheet 2 of 36	

PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE





LAYOUT: Place bypass cap on topside of board

NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 HT I/F	D

Date: Tuesday, June 27, 2006 Sheet 3 of 36

Processor DDR2 Memory Interface

VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

PLACE THEM CLOSE TO CPU WITHIN 1"

U20B

DDR II: CMD/CTRL/CLK

Athlon 64 S1
Processor Socket

U20C

DDR: DATA

Athlon 64 S1
Processor Socket

To SODIMM socket B (Far)

To SODIMM socket A (near)

PROJECT :ZH3			
Quanta Computer Inc.			
Size	Document Number		Rev
	ATHLON64 DDRII MEMORY I/F		D
Date: Tuesday, June 27, 2006	Sheet 4 of 36		

ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.

CPU_VDDA_RUN







If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300-Ω (±5%) pulldown to VSS.













IF no use which Net need pull-up or down



NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.

CPU H/W MONITOR







BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs
PLACE CLOSE TO PROCESSOR AS POSSIBLE



PROCESSOR POWER AND GROUND



3/6 :ADD 0.1U CAPACITOR TO CROSS POWER PLANE.



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 PWR & GND	D
Date: Tuesday, June 27, 2006	Sheet 6 of 36	

TERMINATOR DECOUPLING CAPACITOR



DDR2 TERMINATOR





1.This part should not contain any substances which are specified in SS-00259-1
2.Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	DDR2 SO-DIMM	D
Date: Tuesday, June 27, 2006	Sheet 7 of 36	



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-HT LINK0 I/F	D
Date: Tuesday, June 27, 2006	Sheet 8 of 36	



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-PCIE LINK I/F	D
Date: Tuesday, June 27, 2006	Sheet 9 of 36	



	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-SYSTEM I/F & DVO	D
Date: Tuesday, June 27, 2006	Sheet 10 of 36	



NB RS485 POWER STATES

Power Signal	S0	S1	S3	S4/S5	G3
VDDHT	ON	ON	OFF	OFF	OFF
VDDR	ON	ON	OFF	OFF	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVDD	ON	ON	OFF	OFF	OFF
HTPVDD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-POWER	D

Date: Tuesday, June 27, 2006 Sheet 11 of 36



	SB600	SB460
R173	562 OHM 1%	150 OHM 1%
R172	2.05K 1%	150 OHM 1%
R174	0 ohm	4.12K 1%

Size	Document Number	Rev
	SB460M PCIE/PCI/CPU/LPC I/F	D
Date: Tuesday, June 27, 2006	Sheet 12 of 36	

USB power use S3 power,But Over current signal datasheet is S5 only,But ATI FAE say use S3 is ok

SB460 SB 27x27mm

Part 4 of 4

ACPI / WAKE UP EVENTS

USB INTERFACE

GPIO

OSC / RST

USB OC

AZALIA

AC97

USB PWR

USB0: M/B IO
USB1: M/B IO
USB2: M/B IO
USB4: MINI CARD(3G)
USB5: NEW CARD
USB6: CCD
USB7: BLUETOOTH

B1A: SB600 ONLY(NC for SB460)

D3A : Remove RP1

USB power

Delay 20ms after S5 powerOK

D3A:Modify NET of HIGHT_G_INT & LOW_G_INT contact to GPM3 & 4, Add net of USB_OCP3 &USB_OCP4 contact to location :RN3

If throttling from SM remore R264

B2A:ATI suggestion ,The signal should be pull down to ground through 10k resistor.

B1A:Change from +3V_SUS to +3V_S5

B1A :ADD MB ID

Board ID	ID1	ID0	
00			SATA
01			PATA
10			
11			

SB-2

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	SB460M ACPI/GPIO/USB/AC97	D
Date: Tuesday, June 27, 2006	Sheet 13 of 36	


SB460 SB 27x27mm
Part 2 of 4
SERIAL ATA
ATA 66/100
SPI ROM
HW MONITOR
SERIAL ATA POWER
SATA Power
SATA clock
SB460 SB 27x27mm
Part 3 of 4
POWER
SB460
PROJECT :ZH3
Quanta Computer Inc.
SB450M HDD/POWER/DECOUPLING
Tuesday, June 27, 2006
B1A :5/3 Modify
C2A :Remove Y2
11/28-Arec
EMI--11/08
SB-3

Edison-11/01--Change to SB460





REQUIRED STRAPS

	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI PCLK_591
					PCI_CLK0 PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM DEFAULT L, L = FWH ROM
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT	NOTE:FOR SB460,PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]

	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
PULL HIGH	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

BIOS ENABLE AFTER STARTUP



DEBUG STRAPS

	PDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

SB-4

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	SB460M STRAPS	D
Date: Tuesday, June 27, 2006	Sheet 15 of 36	


C428 .1U-10V_4
F2
POLY_SWITCH_1.1A
D35 SSM14
CRTVDD2
CRTVDD3
CN30
CRT_DZ11A91-SB264
VGA_RED_SYS
VGA_GRN_SYS
VGA_BLU_SYS
L77 0_6
L78 0_6
L44 0_6
CRT_R1
CRT_G1
CRT_B1
R256 150/F_4
C430 10P-50V_4
R585 150/F_4
C686 10P-50V_4
R583 150/F_4
C431 10P-50V_4
C441 10P-50V_4
C685 10P-50V_4
C684 10P-50V_4
T78
B1A :Change P/N
CRT_IN#
VSYNC_EZ4 30
HSYNC_EZ4 30
U44
CM2009
L75 0_6
L76 0_6
C678 *10P-50V_4
C676 *10P-50V_4
R584 2.7K_4
R260 2.7K_4
DDCCLK_1 30
DDCDAT_1 30
C683 10P-50V_4
C440 10P-50V_4
R249 2.2K_4
R248 2.2K_4
CRTDDAT
CRTDCLK
+3VPCU
R259 10K_4
R258 0_4
R257 *0_4
27 CRT_IN#_EC
C682 .1U-10V_4
C432 .1U-10V_4
C429 .1U-10V_4
U43
SN74CBTLV3257PWR
VGA_RED_PR 30
VGA_GRN_PR 30
VGA_BLU_PR 30
30 PR_INSERT_5V
CN1
20143-030E-20F
D3A : Remove R13 & R12
R8 10K_4 PHL_CLK
R6 10K_4 PHL_DATA
L49 0_8
C475 .1U-50V_6
C476 10U-25V_1206
C479 10U-25V_1206
C472 10U-25V_1206
C478 .1U-50V_6
U10
G5241
R271 0_8
C467 .1U-10V_4
C471 .1U-10V_4
C466 .01U-16V_4
C468 10U-10V_8
C7 .1U-16V_4
C461 .1U-16V_4
10 LCD_POWER_ON
R270 100K_4
R213 10K_4
D11 BAS316
D3A :Add & stuff R201, No stuff D12,
R214 Value change from 100K to 1K ohm
D12 *BAS316
R201 1K_4
R214 1K_4
Q12 DTC144EU
EC_FPBACK# 27
Q23 AO3403
R268 *0_6
R269 0_6
C463 10U-10V_8
CCD_POWERON# 27
PROJECT :ZH3
Quanta Computer Inc.
VGA Ports, LID, DSC
Size
Document Number
Rev D
Date: Tuesday, June 27, 2006
Sheet 16 of 36


Voltage Rail 5788M
VDDIO_PCI +3V
+3V_2.5V_LAN 2.5V
+1.8V_1.2V_LAN 1.2V
LAN BCM5788:
AD20 REQ2#
GNT2# INTG#
BCM/5788
15mm x 15mm
BGA196
B1A: Change from INTF# to INTG#
10mils
40mils
2.5V@88mA 0.564W
1.2V@618mA 0.803W
1.5" AWAY FROM CHIP
Use Philips BCP69-16, hfe=75~275
LAN PME
PROJECT :ZH3
Quanta Computer Inc.
BCM5788M LAN
Tuesday, June 27, 2006
Sheet 17 of 36



SEL	CONNECTION
0	Ax to xB1 ; LEDx to xLED1
1	Ax to xB2 ; LEDx to xLED2







PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	TRANSFORMER/RJ45-11	D
Date: Tuesday, June 27, 2006	Sheet 18 of 36	

WLAN MINI CARD

B1A:These signals of reserve have be used by wileless module of Foxconn BG. These signals impact LPC. I remove signal line in order to solve the WLAN issue.

C2A :add RC in PCIK_MINI (R=22ohm,C=15P)
D3A :Modify circuit

C687 *15P_4 R341 *22_4 PCLK_MINI_IN

Reserved for debug only

12,21,26,27 SERIRQ R226 0_4
12 LDRQ#1 R227 0_4
12,17,21,22,27,29 PCIRST# R229 0_4
12,15 PCLK_MINI R593 0_4 PCLK_MINI_IN

CN25
MINIPCI EXP_50P_H9

51	Reserved	+3.3V	52		
49	Reserved	GND	50		
47	Reserved	+1.5V	48		
45	Reserved	LED_WPAN#	46		
43	Reserved	LED_WLAN#	44	WLAN_LED	R221 0_4 WIRELESS_LED → WIRELESS_LED 28
41	Reserved	LED_WWAN#	42		
39	Reserved	GND	40		
37	Reserved	USB_D+	38		
35	GND	USB_D-	36		
33	PETp0	GND	34		
31	PETn0	SMB_DATA	32	PDAT_SMB_WLAN	R230 0_4 → PDAT_SMB 2,7,13,17,30
29	GND	SMB_CLK	30	PCLK_SMB_WLAN	R232 0_4 → PCLK_SMB 2,7,13,17,30
27	GND	+1.5V	28		
25	PERp0	GND	26		
23	PERn0	+3.3Vaux	24		
21	GND	PERST#	22		
19	Reserved	Reserved	20		R238 0_4 RF_EN → ALINK_RST# 10,12,23,26,30 / RF_EN 27
17	Reserved	GND	18		
15	GND	Reserved	16		
13	REFCLK+	Reserved	14		
11	REFCLK-	Reserved	12		
9	GND	Reserved	10		
7	CLKREQ#	Reserved	8		
5	Reserved	+1.5V	6		
3	Reserved	GND	4		
1	WAKE#	+3.3V	2		
		GND 53			
		GND 54			

NO SUPPORT USB

Reserved for debug only

0_4 R216 LFRAME# → LFRAME#/FWH4 12,15,26,27
0_4 R219 LAD3 → LAD3/FWH3 12,26,27
0_4 R220 LAD2 → LAD2/FWH2 12,26,27
0_4 R222 LAD1 → LAD1/FWH1 12,26,27
0_4 R225 LAD0 → LAD0/FWH0 12,26,27

9 PCIE_TXP3
9 PCIE_TXN3
9 PCIE_RXP3
9 PCIE_RXN3
2 CLK_PCIE_MINI_A
2 CLK_PCIE_MINI_A#

T122

13 PCIE_WAKE# R245 *0_4
13,17,21,27 PME# R244 *0_4
+3VSUS
Q16 *DTC144EUA
MINI_A_WAKE#

C2A :Add L79

+3V L79 FBJ3216HS800
+3V_WL_VDD
C373 10U/10V/X5R_8
C410 .1U_4
C412 .1U_4
C369 .1U_4
+1.5V
+3VSUS
C409 .1U_4
C372 .1U_4
C390 .1U_4

3G MINI CARD

+3G_VDD
+1.5V
+3G_VDD
+3G_VDD
R207 *0_6

CN23 *3@MINIPCI EXP_50P_H9

51	Reserved	+3.3V	52		
49	Reserved	GND	50		
47	Reserved	+1.5V	48		
45	Reserved	LED_WPAN#	46		
43	Reserved	LED_WLAN#	44		
41	Reserved	LED_WWAN#	42	3G_LED	R202 *3@0_4 → 3G MINI_LED 28
39	Reserved	GND	40		
37	Reserved	USB_D+	38		R516 *3@0_4 → USBP4+ 13
35	GND	USB_D-	36		R517 *3@0_4 → USBP4- 13
33	PETp0	GND	34		
31	PETn0	SMB_DATA	32	PDAT_SMB_3G	R204 *3@0_4 PDAT_SMB
29	GND	SMB_CLK	30	PCLK_SMB_3G	R206 *3@0_4 PCLK_SMB
27	GND	+1.5V	28		
25	PERp0	GND	26		
23	PERn0	+3.3Vaux	24		
21	GND	PERST#	22	ALINK_RST#	
19	UIM_C4	W_DISABLE#	20	WWAN_DIS#	→ WWAN_DIS# 27
17	UIM_C8	GND	18		
15	GND	UIM_VPP	16	UIM_VPP	
13	REFCLK+	UIM_RST	14	UIM_RST	
11	REFCLK-	UIM_CLK	12	UIM_CLK	
9	GND	UIM_DATA	10	UIM_DATA	
7	CLKREQ#	UIM_PWR	8	UIM_PWR	
5	Reserved	+1.5V	6		
3	Reserved	GND	4		
1	WAKE#	+3.3V	2		
	GND 53	GND 54			

D3A: No stuff material of 3G function.

+3V L36 *3@FBJ3216HS800
+3G_VDD
C366 *3@10U/10V/X5R_8
C365 *3@10U/10V/X5R_8
C354 *3@.1U_4
C352 *3@.1U_4
PC34 *3@.47u/X7R/10V_6
C626 *3@10P-50V_4
+1.5V
C360 .1U_4

SIM CARD

B1A: Change footprint
C2A: Change footprint & modify SIM card PIN define

JSIM1

UIM_DATA	C7	VCC	GND	C3	UIM_CLK
UIM_VPP	C6	RST	VPP	C2	UIM_RST
	C5	CLK	DATA	C1	UIM_PWR
			GND	1	
			GND	2	
			GND	3	

*3@FOX_WL618E2-U05-7F

UIM_PWR
C357 *3@1U/10V

+3V
ESD1 *3@CM1293-04SO

UIM_RESET	1 CH1	CH4 6	UIM_VPP
	2 VN	VP 5	
UIM_CLK	3 CH2	CH3 4	UIM_DATA

C362 *3@33P/50V_4
C361 *3@33P/50V_4
C364 *3@33P/50V_4
C363 *3@33P/50V_4

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	MINI CARD (WLAN AND 3G)	D
Date: Tuesday, June 27, 2006	Sheet 19 of 36	

USB POWER SUPPLY





2ed SOURCE:AL000547001

USB



BLUETOOTH MODULE CONNECTOR



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	BLUETOOTH , USB	D
Date: Tuesday, June 27, 2006	Sheet 20 of 36	


PCLK_PCM R399 *22_4 C561 *10P-50V_4
U4A
PCI Interface
1394 Interface
Miscellaneous
PCI7412
GNT0# REQ0# AD25 R376 150_4
FRAME# IRDY# DEVSEL# TRDY# SERR# STOP# PERR# PAR
CBE3# CBE2# CBE1# CBE0#
PCLK_PCM
PCIRST# GRST# 7412
AD[0..31]
1394_XIN C526 12P-50V_4
Y3 24.576MHZ
1394_XOUT C525 12P-50V_4
R0 R305 6.34K/F_4
R1
CPS R390 390K_4
TEST0 R383 330_4
VSSPLL
TPA0P TPA0N TPBIAS0 TPB0P TPB0N
TPA1P TPA1N TPBIAS1 TPB1P TPB1N
VDDPLL15 PHY_TEST_MA R354 1394_AVDD 4.7K_4 C540 1U-16V_6
PC0_RSVD PC1_RSVD PC2_RSVD
AGND_00 AGND_01 AGND_02
SUSPEND# RI_OUT# SPKROUT
VR_EN# USB_EN
SCL SDA SCL_CARD SDA_CARD
MFUNC0 MFUNC1 MFUNC2 MFUNC3 MFUNC4 MFUNC5 MFUNC6
INTE# INTF# INTG# SERIRQ CLKRUN#
LATCH/VD3/VPPD0 CLOCK/VD1/VCCD0# DATA/VD2/VPPD1 RSVD_03/VD0/VCCD1#/PS_MODE
TPS_LATCH TPS_CLOCK TPS_DATA
R108 D2 *BAS316 SUS_STAT# 13,26
R114 0_4 PCI_PME_7412# PCMSPK R106 *0_4 RI#
B1A: disconnect PCI_LOCK#
T48
Delay 2ms
R107 22K_4 C148 .1U-10V_4
TPBIAS0 R358 56.2/F_4 R353 56.2/F_4 C545 1U-16V_6
R61 0_4 R63 0_4
TPA0P TPA0N L1394_TPA0+ L1394_TPA0-
TPB0P TPB0N L1394_TPB0+ L1394_TPB0-
R371 56.2/F_4 R367 56.2/F_4
R65 0_4 R64 0_4
B1A :Remove L12 & L13
R368 5.1K/F_6 C556 270P-25V_4
PS_MODE R68 43K_6 R70 *43K_6
A1A 7/22 add PS_MODE to define switch power
Hi : serial
Lo: parallel
L67 BK1608HS800_6
1394_AVDD C548 .1U-10V_4 C543 1U-16V_6
R403 2.2K_4 R398 2.2K_4 R402 *220_4 R400 *220_4
U21 24LC02BT
C563 .1U-10V_4
VIN_1394*, VBUS1394
40mil MIN.
D13 EC31QS03L
Q21 AO4411
F1 POLY_FUSE_2A VIN
R264 100K_6
R263 47K_6
C448 .1U-50V_6 C449 1000P-50V_4 C450 *10u/25V_1206
CN12 1394_6P
R266 0_4 R265 *0_4 Q22 2N7002
13,27 SUSB# 13,27 SUSC#
R118 10K_4
13,17,19,27 PME# PCI_PME_7412#
Q7 DTC144EU
PROJECT :ZH3
Quanta Computer Inc.
Size Document Number PCI7412-IEEE1394 Rev D
Date: Tuesday, June 27, 2006 Sheet 21 of 36



5-IN-1 Card Reader



Quanta Computer Inc.	PROJECT :ZH3		
Size	Document Number		Rev
	PCI7412-PCMCIA & CARD READER		D
Date:	Tuesday, June 27, 2006	Sheet 22 of 36	



<OrgName>
<OrgAddr1>
<OrgAddr2>
<OrgAddr3>
<OrgAddr4>

PROJECT :ZH3

Quanta Computer Inc.

Size	Document Number	Rev
	HDD & G-Sensor	D
Date: Tuesday, June 27, 2006	Sheet 23 of 36	

CODEC(ALC883)



























PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	AMP /AUDIO JACK CONN	D
Date: Tuesday, June 27, 2006	Sheet 25 of 36	

SIO



FIR



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SIO (87383) & FIR	D
Date: Tuesday, June 27, 2006	Sheet 26 of 36	

C2A: Add GPIO for new card (docking side)

INTERNAL PULLUP IN SB

+3V
+3VPCU
Q45 *PDTC143TT
R596 4.7K_4
2,30 EZ_CLKREQ#
EZ_CLKREQ_R#

B1A:Stuff R209,set EC I/O to 4E/4F

BADDR1-0	I/O Address	
	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
1 1	Reserved	

ENV1 R208 10K_4
BADDR0 R209 10K_4
BADDR1 R210 *10K_4
SHBM R212 10K_4
MBCLK R520 4.7K_4
MBDATA R521 4.7K_4
G_MBCLK R518 *4.7K_4
G_MBDATA R519 *4.7K_4

VCCRTC
R522 0_4
C623 10U-10V_8
C356 .1U-10V_4
C622 .1U-10V_4
C620 .1U-10V_4
C619 .1U-10V_4
C359 .1U-10V_4
R200 0_4
C351 .1U-10V_4
C624 *.1U-10V_4
C621 .1U-10V_4

U7

Host interface
SERIRQ
LDRQ
LFRAME
LAD0
LAD1
LAD2
LAD3
LCLK
LRESET
SMI
PWUREQ
IOPD3/ECSCI
GA20/IOPB5
KBRST/IOPB6

Key matrix scan
KBSIN0
KBSIN1
KBSIN2
KBSIN3
KBSIN4
KBSIN5
KBSIN6
KBSIN7
KBSOUT0
KBSOUT1
KBSOUT2
KBSOUT3
KBSOUT4
KBSOUT5
KBSOUT6
KBSOUT7
KBSOUT8
KBSOUT9
KBSOUT10
KBSOUT11
KBSOUT12
KBSOUT13
KBSOUT14
KBSOUT15

JTAG debug port
TINT
TCK
TDO
TDI
TMS

PS2 interface
PSCLK1/IOPF0
PSDAT1/IOPF1
PSCLK2/IOPF2
PSDAT2/IOPF3
PSCLK3/IOPF4
PSDAT3/IOPF5
PSCLK4/IOPF6
PSDAT4/IOPF7

32KX1/32KCLKOUT
32KX2

AD Input
AD0
AD1
AD2
AD3
IOPE0/AD4
IOPE1/AD5
IOPE2/AD6
IOPE3/AD7
DP/AD8
DN/AD9

DA output
DA0
DA1
DA2
DA3

PWM or PORTA
IOPA0/PWM0
IOPA1/PWM1
IOPA2/PWM2
IOPA3/PWM3
IOPA4/PWM4
IOPA5/PWM5
IOPA6/PWM6
IOPA7/PWM7

PORTB
IOPB0/URXD
IOPB1/UTXD
IOPB2/USCLK
IOPB3/SCL1
IOPB4/SDA1
IOPB7/RING/PFAIL

PORTC
IOPC0
IOPC1/SCL2
IOPC2/SDA2
IOPC3/TA1
IOPC4/TB1/EXWINT22
IOPC5/TA2
IOPC6/TB2/EXWINT23
IOPC7/CLKOUT

PORTD-1
IOPD0/RI1/EXWINT20
IOPD1/RI2/EXWINT21
IOPD2/EXWINT24

PORTE
IOPE4/SWIN
IOPE5/EXWINT40
IOPE6/LPCPD/EXWIN45
IOPE7/CLKRUN/EXWINT46

PORTH
IOPH0/A0/ENV0
IOPH1/A1/ENV1
IOPH2/A2/BADDR0
IOPH3/A3/BADDR1
IOPH4/A4/TRIS
IOPH5/A5/SHBM
IOPH6/A6
IOPH7/A7

PORTI
IOPI0/D0
IOPI1/D1
IOPI2/D2
IOPI3/D3
IOPI4/D4
IOPI5/D5
IOPI6/D6
IOPI7/D7

PORTJ-1
IOPJ0/RD
IOPJ1/WR0

SELIO

PORTD-2
IOPD4
IOPD5
IOPD6
IOPD7

PORTJ-2
IOPJ2/BST0
IOPJ3/BST1
IOPJ4/BST2
IOPJ5/PFS
IOPJ6/PLI
IOPJ7/BRKL_RSTO

PORTK
IOPK0/A8
IOPK1/A9
IOPK2/A10
IOPK3/A11
IOPK4/A12
IOPK5/A13/BE0
IOPK6/A14/BE1
IOPK7/A15/CBRD

PORTM
IOPM0/D8
IOPM1/D9
IOPM2/D10
IOPM3/D11
IOPM4/D12
IOPM5/D13
IOPM6/D14
IOPM7/D15

PORTL
IOPL0/A16
IOPL1/A17
IOPL2/A18
IOPL3/A19
IOPL4/WR1

SEL0
SEL1
CLK

PC97551

B1A: Second source 87541

C353 1U-16V_6

R199 10K_4
HWPG
TEMP_MBAT 35
WIRELESS_SW# 28
BLUETOOTH_SW# 28
SUSC# 13,21
CC-SET 35
LED-SET 28
CONTRAST 16
VFAN 28
HIGHT_G_INT 13,23
LOW_G_INT 13,23
CCD_POWERON# 16
AMP_MUTE# 25
EMAIL_BTN# 28
WWW_BTN# 28
P1_BTN# 28
P2_BTN# 28
CRT_IN#_EC 16
CPU_EC_PROCHOT# 5
RST_KXP84 23
MBCLK 5,35
MBDATA 5,35
PCIRST# 12,17,19,21,22,29
EC_FPBACK# 16
G_MBCLK 23
G_MBDATA 23
FANSIG 28
LID591# 16,35
EC_PWRGD 5,12,13
R211 0_4
PWROK_1
WWAN_DIS# 19
ACIN 35
591_PME#
NBSWON# 28
SUSB# 13,21
EZ_CLKREQ_R#
CLKRUN# 12,17,21,26
D32 BAS316
DNBSWON# 13
T75
T74
T126
T123
T125
1.2V_ON 32
D/C- 35

D3A: EZ_CLKREQ_R# Change from PIN 32 to PIN24
D3A :Remove NET (3G_SW#) PIN41

C2A:Remove location:U32(512M BIOS)

BIU configuration should match flash speed used

U33
ST Micro M29W008AB/AMD-29LV081B/SST39VF080

WIRELESS_SW# R512 4.7K_4
BLUETOOTH_SW# R513 4.7K_4

U34 24LC08
C625 .1U-10V_4

R203 470K_4
R205 *22_4
C355 *10P-50V_4
RP2 4.7K_8P4R
R215 *10K_4
C367 .1U-10V_4

R524 20M_6
R523 62K/F_6
Y6 32.768KHZ
C628 10P-50V_4
C627 10P-50V_4

D6 MTW355
D7 MTW355
D8 MTW355
D9 MTW355

R514 *4.7K_4
Q34 PDTC143TT
R515 *4.7K_4

BZ1 KCVG084B16_BUZZER
R247 0_6
Q19 MMBT3904
R246 330_4
C422 022U-16V_4

B1A :Change P/N for ROHS

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	97551 & FLASH	D
Date: Tuesday, June 27, 2006	Sheet 27 of 36	

INT K/B

REVB P/N&FT CHANGE

modify D



T/P



SW BOARD



LED conn



B1A: Move to MB for ME request.
Change P/N

PWR & BT & W/L & BATT LED

B1A:Change to 150 ohm



B1A:T60H921, ABG card, pin44 (LED) is high active



B1A:Change to 150 ohm

D3A : No stuff LED3 & R165

WL/BT BUTTON

B1A: Modify, Solve issue of LED.
Change PIN3 to WIRELESS_SW#
Change PIN4 to float

B1A :Change vendor



D3A : Remove LED of 3G(change SW)



B1A:Change from +5V to +5V_S5
C2A:Change from +5V_S5 to +5VSUS

D3A : Remove R201



B1A: Add R589

FAN





PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	LED & SW & KB & TP & FAN	D

Date: Tuesday, June 27, 2006 Sheet 28 of 36



HOLE









PROJECT :ZH3		
Quanta Computer Inc.		
Size	Document Number: CH7307& HOLE	Rev: D
Date: Tuesday, June 27, 2006	Sheet 29 of 36	


CN26-4
CN26-3
CN26-2
CN26-1
L71
L72
BLM18BA220SN1_6
EZ4_Acer_define
LANLED_LINK
LANLED_ACT
GND33
SUSON
MAINON
BRG_PWROK
PS2KBCK
PS2KBDT
PS2MSCK
PS2MSDT
DSR#
RTS#
CTS#
RI
DCD#
RXD#
TXD#
DTR#
GND50
SPDIF_OUT
AGND72
LINEOUT_R
LINEOUT_L
LINEIN_R
LINEIN_L
MICIN
AGND76
PRMIC_DET
HPSENSE_PR
G2
G1
GND126
TV_COMP_SYS
TV_Y/G_SYS
TV_C/R_SYS
GND100
GND104
STRB#
PD[0..7]
PE
AFD#
ERROR#
INIT#
SLIN#
ACK#
BUSY
SLCT
GND58
GND77
GND110
RESERVE32
RESERVE82
C652
.1U-10V_4
+5V
ALINK_RST#
D34
BAS316
HSYNC_EZ4
VSYNC_EZ4
DDCCLK_1
DDCDAT_1
VGA_RED_PR
VGA_GRN_PR
VGA_BLU_PR
PR_CRTHSYNC
PR_CRTVSYNC
PR_RED
PR_GRN
PR_BLU
CLK_PCIE_EZ1
CLK_PCIE_EZ1#
CLK_PCIE_EZ2
CLK_PCIE_EZ2#
PCIE_TXP0
PCIE_TXN0
PCIE_RXP0
PCIE_RXN0
PCIE_TXP1
PCIE_TXN1
PCIE_RXP1
PCIE_RXN1
PDAT_SMB
PCLK_SMB
EZ_CLKREQ#
CRT_HS
CRT_VS
CRT_DDCK
CRT_DDCDT
GND105
VGA_R
VGA_G
VGA_B
GND109
GND117
PCIE1_CLK+
PCIE1_CLK-
GND118
PCIE1_TP
PCIE1_TN
GND114
PCIE1_RP
PCIE1_RN
GND113
PCIE2_CLK+
PCIE2_CLK-
GND27
PCIE2_TP
PCIE2_TN
GND28
PCIE2_RP
PCIE2_RN
GND88
PCIERST
PCIEWAKE
PCIESMBDT
PCIESMBCK
PCIEREQ#
VA
P2
GND125
P1
DVI_HPD
DVI_CLK-
DVI_CLK+
GND99
DVI_D0-
DVI_D0+
GND96
DVI_D1-
DVI_D1+
GND93
DVI_D2-
DVI_D2+
GND63
DVI_DDCCK
DVI_DDCDT
GND66
TX3P
TX3N
GND39
TX2P
TX2N
GND36
TX1P
TX1N
GND6
TX0P
TX0N
GND3
GND7
DOCK_IN#
DOCKED#
TMDS_HPD_EZ
R580
100K_4
DVI_CLK-
DVI_CLK+
DVI_TX0-
DVI_TX0+
DVI_TX1-
DVI_TX1+
DVI_TX2-
DVI_TX2+
DVI_DDCCLK
DVI_DDCDATA
TX3P_PR
TX3N_PR
TX2P_PR
TX2N_PR
TX1P_PR
TX1N_PR
TX0P_PR
TX0N_PR
DOCKIN#
R545
1K_4
A1B 9/2 follow ZB1 define
R563
0_4
AUDGND1
+3V_S5
R539
10K_4
DOCKPRG
DOCKIN
C645
.1U-10V_4
U36
TC7SH08FU
PR_STS
Q36
2N7002
R537
1M/F_6
+3V
+5V
R582
2.2K_4
R581
10K_4
Q40
FDV301N
10,29 DDC_DATA
B1A: change to DDC_DATA
DVI_DDCDATA
R576
2.2K_4
R578
10K_4
Q39
10,16,29 PHL_CLK
DVI_DDCCLK
VA
C378
C379
.1U-50V_6
SUSON_PR
U41B
7W125FU
SUSON
27,33,34
MAINON_PR
U41A
7W125FU
MAINON
27,32,33,34
C404
.1U-10V_4
A1B 8/18 Change footprint to
SSOP8-4-65
SPKL_SYS C414 220P-50V_4
SPKR_SYS C667 220P-50V_4
LINEINL_PR C674 220P-50V_4
LINEINR_PR C420 220P-50V_4
PR_MIC_IN C675 47P-50V_4
PR_MIC C672 47P-50V_4
100MBPS# C679 1000P-50V_4
ACT# C435 1000P-50V_4
TV_COMP_SYS C417 10P-50V_4
TV_Y/G_SYS C416 10P-50V_4
TV_C/R_SYS C415 10P-50V_4
PR_CRTHSYNC C654 *10P-50V_4
PR_CRTVSYNC C659 *10P-50V_4
PR_BLU C407 10P-50V_4
PR_GRN C408 10P-50V_4
PR_RED C413 10P-50V_4
CRTHSYNC C655 *10P-50V_4
CRTVSYNC C660 *10P-50V_4
DDCCLK_1 C401 10P-50V_4
DDCDAT_1 C402 10P-50V_4
B1A: Remove C421, C427,
C433, C434, C436, C437,
C438, C439
13,18 DOCKIN#
R564
10K_4
PR_INSERT_5V 16
R574
100K_4
C670
.1U-10V_4
Q38
2N7002
PROJECT :ZH3
Quanta Computer Inc.
Size
Document Number
EZ4 CONN
Rev
D
Date: Tuesday, June 27, 2006
Sheet 30 of 36


2006_03_06 for AMD
+5VPCU
+3V
PR106 100K/F_4
PR20 0_6
PC99 2.2U/10V/X5R
8774VCC
PR103 10/F_6
PR31 10K/F_6
27,32 CPU_COREPG
PR29 0_6
VCC
VDD
TWO-PH
PHASEG
PWRGD
PD13 RB500V
PC100 4.7U/10V/X5R_8
PR30 200K/F_4
2006_05_30
TON
PQ31
PR141 2.2/F_6
PC158 2.2n_6
NTMFS4707NT1G
PC95 2200P/50V_4
PC96 .1U/50V_6
PC97 10U/25V_12
PC19 10U/25V_12
VIN_8774
PL3 HI0805R800R_8_5A
PL4 HI0805R800R_8_5A
VIN
PC23 10U/25V_12
DH1
BST1
8774DH1
8774BST1
PR104 2.2_6
PC101 .22U/25V
LX1
8774LX1
PL11 0.36uH
DL1
PGND1
8774DL1
PQ30
NTMFS4108NT1G
PC93 *2200P
2006_04_11
PR6 1.62K/F_4
PR5 3.01K/F_4
PR100 NTC 10K_6-B4.25K
PC106 .22U/25V
VID0
VID1
VID2
VID3
VID4
VID5
PR16 0_4
PR17 0_4
PR18 0_4
PR21 0_4
PR22 0_4
PR24 0_4
D0
D1
D2
D3
D4
D5
IC
VRON
PSI#
PR28 0_4
PR26 0_4
SHDN
SKIP
8774SKIP#
GND
PR35 20K/F_6
PC20 470P_50V_4
VCC_CORE
CCI
PR109 71.5K/F_6
8774TIME
TIME
PC110 470P_50V_4
8774CCV
CCV
PC111 .22U/25V
8774REF
REF
PR108 31.6K/F_4
PR37 169K/F
8774OFS
OFS
PQ5 2N7002E-LF
PC114 470P_50V_4
PR107 100K/F_4
VRHOT#
VRHOT
PR36 10K/F_6
POUT
PC22 470P_50V_4
PR38 10K/F_6
THRM
PR32 *NTC 10K_6-B4.25K
GND
MAX8774
CSP1
CSP2
8774CSP1
8774CSP2
FB
PR14 *1.5K/F
PC10 *1000P
PR9 10/F_6
PR12 2.49K/F_6
PC11 1000p/50V_4
COREFB+V 5
COREFB- 5
GNDS
8774GNDS
PR27 10/F_6
PC18 1000p/50V_4
PR25 10/F_6
PD6 RB500V
DH2
BST2
8774DH2
8774BST2
PR105 2.2_6
PC105 .22U/25V
PQ33
PR143 2.2/F_6
PC161 2.2n_6
NTMFS4707NT1G
PC112
PC113
PC109
PC108
PC116
2200P/50V_4
.1U/50V_6
10U/25V_12
10U/25V_12
470U/25V
LX2
8774LX2
PL12 0.36uH
DL2
CSP2
CSN2
8774CSN1
8774CSN2
PQ32
NTMFS4108NT1G
PC98 *2200P
PR10 1.62K/F_4
PR11 3.01K/F_4
PR102 NTC 10K_6-B4.25K
PC107 .22U/25V
PGND2
VCC_CORE
PC6 470u/2.5V_7343
PC15 470u/2.5V_7343
PC102 470u/2.5V_7343
PC103 470u/2.5V_7343
PC14 *470u/2.5V_7343
PC104 .1U/50V_6
VIN_8774
PC157 .1U/50V_6
PC159 .1U/50V_6
2006-0417
For EMI
PU5 <Pin Numbers Visible>
B1A:PU5 Change footprint to -50P
PROJECT :ZH3
Quanta Computer Inc.
Size
Document Number
CPU CORE MAX8760
Rev D
Date: Tuesday, June 27, 2006
Sheet 31 of 36



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.2V & NBRUN	D

Date: Tuesday, June 27, 2006 Sheet 32 of 36

2006/02/14

change from NCP5214 to SC480IMLTRT





Vout =1.25(1+R1/R2)
= 1.25 (1+44K/100K)
= 1.8V

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	1.8V&DDR	D
Date: Tuesday, June 27, 2006	Sheet 33 of 36	


PC63 *100P
PR81 *6.81K/F
PR83 0_6
PD12 ZD5.6V
VIN1999
PC76 .1U/50V_6
PR93 4.7-LF
PC80 .1U/50V_6
VIN1999-3
PC84 *10U/25V_1206
PC87 10U/25V-X7R_T2
PC85 .1U/50V_6
PL9 HI0805R800R_8_5A
VIN
PR90 12K-LF
PR91 0_6
5 THERM_SYS_PWR
PQ28 FDS6900AS
For EMI
2006-0417
PC71 .22U/25V
PR88 100K/F_6
1999LX3
1999DH3
1999DL3
PL10 3R3UH
+3VPCU
PR92 *2.7
PC75 *.01U
PC72 .1U/50V_6
PC152 .1U/50V_6
PC83 330U/6.3V_7343
PC82 330U/6.3V_7343
PC78 10U/10V/X5R_8
PC77 .1U/50V_6
VL
PR78 47/F_6
PC62 1U/16V_6
1999VCC
PC64 1U/16V_6
REF2V
ILIM3
ILIM5
1999BST3
VIN1999-5
PL7 HI0805R800R_8_5A
PC50 .1U/50V_6
PC52 10U/25V-X7R_T2
PC53 10U/25V-X7R_T2
PQ22 FDS6612A
2006-0411
PD9 DAP202U
PC57 4.7U/10V/X5R_8
PC60 .1U/50V_6
PL8 2.5uH-MSCDR1-104R
+5VPCU
PC70 390U/6.3V_8X6
PC68 330U/6.3V_7343
PC66 10U/10V/X5R_8
PC65 .1U/50V_6
PQ25 FDS6690AS
PR89 *2.7
PC73 *0.01U
0603 change to 0402
2006-03-07
PR84 51K/F_6
PR80 200K/F_4
PR85 100K/F_6
PR79 100K/F_6
PR76 0_6 3VON
PR74 0_6 5VON
PR86 100K/F_6
PR75 100K/F_6
SKIP_SEL
27 HWPG_SYS
PR87 0_6
2006-04-11
PC69 1U/16V_6
PR77 0_6
1999VCC
PR72 *0_6
2006-04-11
PU3 MAX8734A
VCC
REF
ILIM3
ILIM5
FB3
FB5
ON3
ON5
GND
SKIP
PGOOD
N.C.
LDO3
TON
OUT3
DH3
LX3
BST3
DL3
SHDN
V+
LDO5
PRO
DL5
BST5
LX5
DH5
OUT5
VIN1999
1999BST5
1999LX5
1999DH5
1999DL5
+5VPCU
PR150 100K/F_6
PQ43 2N7002E-LF
33 MAIND
PQ42 2N7002E-LF
2006-03-28
PD10 CHN217
PC55 .1U/50V_6
PR71 0_6
10V-1
PC49 1U/16V_6
PD11 CHN217
PC54 .1U/50V_6
PR70 0_6 10V-1
PR73 0_6 +12VOUT
+12VOUT
PC56 1U/16V_6
D3A : Remove
+3VPCU +5VPCU
PQ26 AO4812
2006-0216
PQ24 PDTC143TT
PR82 1M_6
27,33 S5_ON
+3V_S5
+5V_S5
PC67 .1U/50V_6
PC74 .1U/50V_6
+5VPCU
PC58 .1U/50V_6
PQ23 AO4812
+5VSUS
+5V
MAIND
SUSD
PC59 .1U/50V_6
PC61 .1U/50V_6
+3VPCU
PC86 .1U/50V_6
PQ27 AO4812
+3VSUS
+3V
MAIND
SUSD
PC79 .1U/50V_6
PC81 .1U/50V_6
2006-0328
Remove SUS_ON_G net
PR118 1M_6
PR119 22_8
PR122 22_8
PQ40 2N7002E-LF
27,33 S5_ON
PR120 1M_6
PQ35 2N7002E-LF
PQ37 DTC144EUA
2006-0328
Remove SUSD net
B1A: PR60 & PR61 Change to 15 Ohm
Solve the reboot fail issue
2006-0216
VIN
+1.2V
+1.8V
+2.5V
+3V
+5V
+1.5V
+12VOUT
PR67 1M_6
PR56 22_8
PR60 15_8
PR62 22_8
PR61 15_8
PR55 22_8
PR54 22_8
PR69 1M_6
RUN_ON_G
MAIND 33
27,30,32,33 MAINON
PR68 1M_6
PQ18 DTC144EUA
PQ14 2N7002E-LF
PQ17 2N7002E-LF
PQ16 2N7002E-LF
PQ15 2N7002E-LF
PQ13 2N7002E-LF
PQ12 2N7002E-LF
PQ19 2N7002E-LF
PC42 *2200P
VIN
+1.8VSUS
+3VSUS
+5VSUS
+12VOUT
PR45 1M_6
PR46 15_8
PR49 22_8
PR50 22_8
PR123 1M_6
SUS_ON_G
SUSD
27,30,33 SUSON
PR47 1M_6
PQ8 DTC144EUA
PQ6 2N7002E-LF
PQ9 2N7002E-LF
PQ11 2N7002E-LF
PQ39 2N7002E-LF
PC130 *2200P
PROJECT :ZH3
Quanta Computer Inc.
Size Custom
Document Number
SYSTEM POWER MAX1999
Rev D
Date: Tuesday, June 27, 2006
Sheet 34 of 36


Add this net for bridge_02_08_2006
PJ1
DC_BORAD(88107-24000L)
LID591#
B1A:Remove for ME request.
PC156 .1U/50V_6
PC153 .1U/50V_6
2006-0417
For EMI
VA
PC2 .1U/25_8
PC3 .1U/25_8
PC4 2200P_4
PC1 .1U/25_8
PD2 SPL1040PT
VA1
PC155 .1U/50V_6
2006-0417
For EMI
PD1 SW1010CPT
PR4 0.01_3720
PC91 *.1U/50V_6
PC92 *.1U/50V_6
CS_OUT
PC94 0.1U/25V/0805/X7R
PR99 220K/0603/F
PR98 220K/F_6
PQ2 FDS6675BZ
PQ3 FDS6675BZ
PQ1 IMD2AT108
2711_gate
VIN
PC7 0.1U/25V/0805/X7R
PR101 33K_6
PR8 10K_6
PR7 0_6
D/C-
PQ4 2N7002E
2006_02_014
Rename
2006_02_014
Remove
27 ACIN
PR2 10K_6
PR1 6.8K_6
PR3 10K_6
PD3 ZD12V
PC127 1U_8
FOR 4S3P CELL-SET HIGH
CSSP
CSSN
CELLS
PR113 100K_6
REF3V
PR112 100K_6
PC123 10U/25V_1206
PC122 .1U/25_8
PL14 HI0805R800R-00_8
2006-0530
For EMI
PR142 2.2/F_6
PC162 2.2n_6
PR115 33_6
PC126 1U/10V_6
PC124 1U/10V_6
PU6 MAX8724
8724LDO
REF3V
PR114 0_6
PC121 1U/50_6
(change
cv-set to
8724 LDO)
27 CC-SET
PC119 1000p_4
PC120 1000P_4
PD7 SW1010CPT
PC27 .1U/25_8
8724BST
8724DH
8724LX
8724DL
PQ34 FDS6900AS
PL13 3R3UH
PR40 0.015_3720
PC118 /100U/25V
PC25 10U/25V_1206
BAT-V
PC160 .1U/50V_6
PC24 10U/25V_1206
PC26 .01U/50V_6
PC154 .1U/50V_6
2006-0417
For EMI
CSIP
CSIN
8724REF
PR43 0_6
PR41 1K/F_6
PR42 0_6
PR44 0_6
PC28 .1U/50V_6
PC29 .01U/50V_6
PC30 .01U/50V_6
PR116 12.4K/F_6
PR117 10K/F_6
PC125 1U/16V_6
CURRNT LIMIT POINT = 3.4A
PJ2
SUYIN_20175A_05G1
10mil
PC9 1000p_4
MBAT+
TEMP_MBAT
TEMP_MBAT 27
HI0805R800R-00_8
PL1
PL2
PC117 47P_4
2006-0530
For EMI
PC13 47P_4
PC12 47P_4
PC8 .1U/50V_6
PR13 330_4
PR15 330_4
PR39 10K/F_6
PR110 0_6
REF3V
3V_591
+3VPCU
MBCLK 5,27
MBDATA 5,27
MBDATA
TEMP_MBAT
PC115 .01U/50V_6
PD5 ZD5.6V
PD4 ZD5.6V
VIN
C496 .1U_6
FOR EMI
PROJECT :ZH3
Quanta Computer Inc.
Size C
Document Number
BATTERY CHARGER
Rev D
Date: Tuesday, June 27, 2006
Sheet 35 of 36

Change list

Item	Fixed Issue	Modify List	Schematic Rev.	PG#
1	New card issue.	NC_EN# connect the PIN4 & PIN17 of CN2 and PIN11 & PIN12 of CN14	B	13,31
2	New card issue.	Change from USB8 to USB5 for new card,	B	13,31
3	Lan issue.	Signal change from INTF to INTG	B	12,17
4	INT MIC issue.	CN8.2 change from MIC2_INT to MIC_GND	B	25
5	Wireless LED issue.	SW2.1 change from GND to wireless_sw#, SW2.2 change from wireless_sw# to GND.PIN3,4 is float	B	28
6	DVI issue	Q40.1 change from PHL_DATA to DDC_DATA	B	29,30
7	RAMP test			
8				
9				
10				
1				
2				
3				
4				
5				
6				
7				
8				
1				
2				
3				

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	BATTERY CHARGER	D
Date: Tuesday, June 27, 2006	Sheet 36 of 36	